e2V

EV10AQ190 Low power QUAD 10-bit 1.25 Gsps ADC Operating up to 5 Gsps

Datasheet

Main Features

- Quad ADC with 10-bit Resolution Using e2v Proprietary Analog Input Cross-point Switch
 - 1.25 Gsps Sampling Rate in Four-channel Mode
 - 2.5 Gsps Sampling Rate in Two-channel Mode
 - 5 Gsps Sampling Rate in One-channel Mode
 - Built-in four-by-four Cross Point Switch
- Single 2.5 GHz Differential Symmetrical Input Clock
- 500 mVpp Analog Input (Differential AC or DC Coupled)
- ADC Master Reset (LVDS)
- Double Data Rate Output Protocol
- LVDS Output Format
- Digital Interface (SPI) with Reset Signal:
 - Channel Mode Selection
 - Selectable Bandwidth (Two Available Settings)
 - Gain Control
 - Offset Control
 - Phase Control
 - Standby Mode (Full or Partial)
 - Binary or Gray Coding Selection
 - Test Modes (Ramp, Flashing 1)
- Power Supplies: Single 3.3V (1.8V Outputs)
- Reduced Clock Induced Transients on Power Supply Pins due to BiCMOS Silicon Technology
- Power Dissipation: 1.4W per Channel
- EBGA380 Package (RoHS, 1.27 mm Pitch)

Performance

- Selectable Full Power Input Bandwidth (–3 dB) up to 3.2 GHz (4-2-1 channel mode)
- Band Flatness: 0.5 dB from DC to 30% of Full Power Input Bandwidth
- Channel-to-Channel Isolation: >60 dB
- Four-channel Mode (Fsampling = 1.25 Gsps, -1 dBFS)
 - Fin= 100 MHz (Bandwidth 1 GHz): ENOB = 8.3 bit, SFDR = 62 dBc, SNR = 52 dB, DNL = ±0.3 LSB, INL = ±0.9 LSB
 - Fin= 620 MHz (Full Bandwidth): ENOB = 7.7 bit, SFDR = 60 dBc, SNR = 48 dB
 - Fin= 1.2 GHz (Full Bandwidth): ENOB = 7.2 bit, SFDR = 54 dBc, SNR = 45 dB
- Two-channel or one-channel mode (Fsampling = 2.5 or 5 Gsps, Fin = 620 MHz, -1 dBFS)
 - Fin= 620 MHz (Full Bandwidth): ENOB = 7.6 bit, SFDR = 57 dBc, SNR = 47 dB
 - Fin= 1.2 GHz (Full Bandwidth): ENOB = 7.2 bit, SFDR = 55 dBc, SNR = 45 dB
- BER: 10⁻¹⁶ at Full Speed
- Latency: Four-channel: 6.5 Clock Cycles




Applications

- High-Speed Data Acquisition
- Direct RF Down Conversion
- Ultra Wideband Satellite Digital Receiver
- 16 Gbps point-to-point Microwave Receivers
- High Energy Physics
- Automatic Test Equipment
- High-speed Test Instrumentation
- LiDAR (Light Detection and Ranging)

1. Block Diagram

Figure 1-1. Simplified Block Diagram



2. Description

The Quad ADC is made up of four 10-bit ADC cores which can be considered independently (four-channel mode) or grouped by 2 x 2 cores (two-channel mode with the ADCs interleaved two by two) or one-channel mode (where all four ADCs are all interleaved together).

All four ADCs are clocked by the same external input clock signal and controlled via an industry standard SPI (Serial Peripheral Interface). An analog multiplexer (cross point switch) is used to select the analog inputs depending on the mode the Quad ADC is used in.

The *clock circuit* is common to all four ADCs. This block receives an external 2.5 GHz clock (maximum frequency) and preferably a low jitter sinewave signal. In this block, the external clock signal is then divided by two in order to generate the internal sampling clocks:

- in four-channel mode, the same 1.25 GHz clock is directed to all four ADC cores and T/H
- in two-channel mode, the in-phase 1.25 GHz clock is sent to ADC A or C and the inverted
 1.25 GHz clock is sent to ADC B or D, while the analog input is sent to both ADCs, resulting in an interleaved mode with an equivalent sampling frequency of 2.5 Gsps
- in one-channel mode, the in-phase 1.25 GHz clock is sent to ADC A while the inverted 1.25 GHz clock is sent to ADC B, the in-phase 1.25 GHz clock is delayed by 90 degree phase to generate the clock for ADC C and the inverted 1.25 GHz clock is delayed by 90 degree phase to generate the clock for ADC D, resulting in an interleaved mode with an equivalent sampling frequency of 5 Gsps.


Note: This document should be used in conjunction with the other documentation relating to this product, for example; Application notes, Errata notes, etc.

Several adjustments for the sampling delay and the phase are included in this clock circuit to ensure a proper phase relation between the different clocks generated internally from the 2.5 GHz clock.

The *cross point switch* (analog MUX) is common to all ADCs. It allows to select which analog input has been chosen by the user:


- in four-channel mode, each analog input is sent to the corresponding ADC (AAI to ADC A, BAI to ADC B, CAI to ADC C and DAI to ADC D)
- in two-channel mode, one can consider that there are two independent ADCs composed of ADC A and B for the first one and of ADC C and D for the second one; the two analog inputs can be applied on AAI or on BAI for the first ADC (in which case, the signal is redirected internally to the second ADC of the pair; that is B or A respectively) and on CAI or DAI (in which case, the signal is redirected internally to the second ADC of the pair; that is D or C respectively)
- in one-channel mode, one analog input is chosen among AAI, BAI, CAI and DAI and then sent to all four ADCs

Figure 2-1. Four-channel Mode Configuration




Note: Refer to 3-1 "ADC Timing in Four-Channel Mode" on page 16.

Figure 2-2. Two-channel Mode Configuration (Analog Input A and Analog Input C)




Refer to 3-2 "ADC Timing in Two-channel Mode" on page 17.

Figure 2-3. Two-channel Mode Configuration (Analog Input A and Analog Input D)




Please refer to 3-2 "ADC Timing in Two-channel Mode" on page 17.

Figure 2-4. Two-channel Mode Configuration (Analog Input B and Analog Input C)




Please refer to 3-2 "ADC Timing in Two-channel Mode" on page 17.

Figure 2-5. Two-channel Mode Configuration (Analog Input B and Analog Input D)



Please refer to 3-2 "ADC Timing in Two-channel Mode" on page 17.

Figure 2-6. One-channel Mode Configuration



AAI, AAIN or BAI, BAIN or CAI, CAIN or DAI, DAIN

- Notes: 1. Please refer to 3-3 "ADC Timing in One-channel Mode" on page 18.
 - 2. For simplification purpose of the timer the temporal order of ports regarding sampling is A C B D, therefore samples order at output port is as follows:

A: N, N + 4, N + 8, N + 12...C: N + 1, N + 5, N + 9... B: N + 2, N + 6, N + 10...D: N + 3, N + 7, N + 11...

The T/H (Track and Hold) is located after the cross point switch and before the ADC cores. This block is used to track the data when the internal sampling clock is low and to hold the data when the internal sampling clock is high. This stage has a gain of 2.

The ADC cores are all the same for the four ADCs. They include a quantifier block as well as a fast logic block composed of regenerating latches and the binary/Gray decoding block.

The SPI block provides the digital interface for the digital controls of the ADCs. All the functions of the ADC are contained in the SPI registers and controlled via this SPI (channel selection, standby mode, binary or Gray coding, offset gain and phase adjust).

The *output buffers* are LVDS compatible. They should be terminated using a 100Ω external termination resistor.

The ADC SYNC buffer is also LVDS compatible. When active, the SYNC signal makes the output clock signals go low. The output data are undetermined during the reset and until the output clock restarts.

When the SYNC signal is released, the output clock signals restart after TDR + pipeline delay + a certain number of input clock cycles which is programmed via the SPI in the SYNC register (from min delay to min delay + 15 x 2 input clock cycles).

A diode for the die junction temperature monitoring is implemented using a diode-mounted transistor but not connected to the die: both cathode and anode are accessible externally.

Eight DACs for the gain and the offset controls are included in the design and are addressed through the SPI:

- Offset DACs are used close to the cross point switch
- Gain DACs are used on the biasing of the reference ladders of each ADC core

These DACs have a resolution of 10-bit and will allow the control via the SPI of the offset and gain of the ADCs:

- Gain adjustment on 1024 steps, ±10% range
- Offset adjustment on 1024 steps, ±40 LSB range

Four DACs for fine phase control are included in the design and are addressed through the SPI, they have an 10-bit resolution, and a tuning range of ±15 ps (1 step is about 30 fs).

3. Specifications

3.1 Absolute Maximum Ratings

Table 3-1. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Positive supply voltage (analog core + SPI pads)	V _{cc}	4	V
Positive Digital supply voltage	V _{CCD}	2.5	V
Positive Digital supply voltage	V _{cco}	2.5	V
Analog input voltages	V _{IN} or V _{INN}	G _{ND} – 0.3 (min) V _{CC} + 0.3 (max)	V
Maximum difference between V_{IN} and V_{INN}	V _{IN -} V _{INN}	4	V
Clock input voltage	V _{CLK} or V _{CLKN}	G _{ND} - 0.3 (min) V _{CC} + 0.3 (max)	V
Maximum difference between V_{CLK} and V_{CLKN}	V _{CLK} - V _{CLKN}	4	Vpp
Junction temperature	T _J	125	°C
Storage temperature	Tstg	-55 to 150	°C

Notes:

- 1. Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum rating may affect device reliability.
- 2. All integrated circuits have to be handled with appropriate care to avoid damages due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.
- 3. No power sequence recommendation. The power supplies can be switched on and off in any order.

3.2 Recommended Conditions of Use

Table 3-2. Recommended Conditions of Use

Parameter	Symbol	Comments	Recommended Value	Unit
Positive supply voltage	V _{CC}	Analog core and SPI pads	3.3	V
Positive digital supply voltage	V _{CCD}	Digital parts	1.8	V
Positive output supply voltage	V _{cco}	Output buffers	1.8	V
Differential analog input voltage (full scale)	V_{IN}, V_{INN} V_{IN}, V_{INN}		±250 500	mV mVpp
Digital CMOS input	V _D	V _{IL} V _{IH}	0 V _{CC}	V
Clock input power level	P _{CLK} , P _{CLKN}		0	dBm
Clock frequency	F _C	For operation at 1.25 Gsps in four- channel mode or 2.5 Gsps in two- channel mode or 5 Gsps in one-channel mode	≤2.5	GHz
Operating temperature range	T_J,T_C	Commercial <i>C</i> grade Industrial <i>V</i> grade	0°C < T _C ; T _J < 90°C -40°C < T _C ; T _J < 110°C	°C

3.3 Electrical Characteristics for supplies, Inputs and Outputs

Unless otherwise specified:

- $V_{CC} = 3.3V$, $V_{CCD} = 1.8V$, $V_{CCO} = 1.8V$
- -1 dBFS Analog input (Full Scale Input: V_{IN} V_{INN} = 500 mVpp)
- Clock input differentially driven; analog input differentially driven
- Default mode: four-channel mode ON, binary output data format, Standby mode OFF, full bandwidth

Table 3-3. Electrical Characteristics for Supplies, Inputs and Outputs

Parameter	Test Level	Symbol	Mini.	Тур.	Max.	Unit
Resolution			10			bit
Power Requirements						
Power Supply voltage Analog (and SPI pads) Digital Output	1.4	V _{CC} V _{CCD} V _{CCO}	3.15 1.7 1.7	3.3 1.8 1.8	3.45 1.9 1.9	V V V
Power Supply current Analog (and SPI pads) Digital Output	1.4	I _{CC} I _{CCD} I _{CCO}		1.6 1 200	1.8 2 220	A mA mA

 Table 3-3.
 Electrical Characteristics for Supplies, Inputs and Outputs (Continued)

Parameter	Test Level	Symbol	Mini.	Тур.	Max.	Unit
Power supply current (partial standby mode AB) Analog (and SPI pads) Digital Output	1.4	I _{CC} I _{CCD} I _{CCO}		890 1 110	980 2 122	mA mA mA
Power supply current (partial standby mode CD) Analog (and SPI pads) Digital Output	1. 4	I _{CC} I _{CCD} I _{CCO}		890 1 110	980 2 122	mA mA mA
Power supply current (full standby mode) Analog (and SPI pads) Digital Output	1.4	I _{CC} I _{CCD} I _{CCO}		150 1 22	170 2 25	mA mA mA
Power dissipation Default mode Partial Standby mode (AB) Partial standby mode (CD) Full Standby mode	1.4	P _D		5.65 3.15 3.15 0.6	6.35 3.45 3.45 0.7	W W W
Data Inputs						
Full-scale Input Voltage range (differential mode)	1. 4	V _{IN} V _{INN}		250 250		mVpp mVpp
Full-scale input voltage range (differential mode) Extended Range	1. 4	V _{IN} V _{INN}		500 500		mVpp mVpp
Input common mode	1. 4	V _{ICM}	1.56	1.57	1.6	V
Analog input capacitance (die)	4	C _{IN}		0.5		pF
Input Resistance (differential) (1)(2)(3)	1. 4	R _{IN}	95	100	120	Ω
Clock Inputs				·	·	
Source Type	4	Differentia	Sinewave			
Clock input common mode voltage	1. 4	V _{CM}	1.65	1.75	1.85	V
Clock input power level (low phase noise sinewave input) 100Ω differential, AC coupled signal	4	P _{CLK}	-9	0	2	dBm
Clock input swing (differential voltage) – on each clock input	1. 4	V _{CLK,} V _{CLKN}	150 150	450 450	565 565	mVpp mVpp
Clock input capacitance (die + package)	4	C _{CLK}		0.5		pF
Clock input resistance (differential)	1. 4	R _{CLK}	90	100	110	Ω
Clock jitter (max. allowed on clock source) For 1 GHz sinewave analog input	4	Jitter			150	fs
Clock duty cycle requirement in one-channel mode for performance	4	Duty Cycle	48	50	52	%

Table 3-3. Electrical Characteristics for Supplies, Inputs and Outputs (Continued)

Parameter	Test Level	Symbol	Mini.	Тур.	Max.	Unit
Clock duty cycle requirement in two-channel mode for performance	4	Duty Cycle	40	50	60	%
Clock duty cycle requirement in four-channel mode for performance	4	Duty Cycle	40	50	60	%
SYNC, SYNCN Signal						
Logic Compatibility	1. 4	LVDS				
Input voltages to be applied Logic Low Logic High Swing Common Mode	1.4	V _{IL} V _{IH} V _{IH} - V _{IL} V _{ICM}	1.4	330 1.25	1.1	V V mV V
SYNC, SYNCN input capacitance	4	CSYNC		0.5		pF
SYNC, SYNCN input resistance	4	RSYNC		100		W
SPI					·	
CMOS low level input voltage	1. 4	V _{ilc}	0		0.3 x V _{CC}	V
CMOS high level input voltage	1. 4	V _{ihc}	0.7 x V _{CC}		V _{CC}	٧
CMOS low level of Schmitt trigger	1. 4	Vtminusc			0.35 x V _{CC}	V
CMOS high level of Schmitt trigger	1. 4	Vtplusc	0.65 x V _{CC}			V
CMOS Schmitt trigger hysteresis	1. 4	Vhystc	0.15 x V _{CC}			V
CMOS low level output voltage (lolc = 2 or 3 mA)	1. 4	Volc			0.4	V
CMOS high-level output voltage (lohc = 2 or 3 mA)	1. 4	Vohc	0.8 x V _{CC}			V
CMOS low-level input current (Vinc = 0 V)	1. 4	lilc			10	nA
CMOS high-level input current (Vinc = V_{CC})	1. 4	lihc			165	nA
Digital Data And Data Ready Outputs					·	
Logic Compatibility	1, 4		LVDS			
Output levels 50Ω transmission lines, 100Ω (2 x 50Ω) differentially terminated -Swing (each single-ended output) -Common mode	1. 4	V _{OH} -V _{OL}	250 1.125		450 1.375	mV V

- Notes: 1. Input impedance can be adjusted via register at address 0x13.
 - 2. Differential output buffers impedance = 100Ω differential.
 - 3. After calibration, the value is centered on the typical value $\pm 5\%$.

3.4 Converter Characteristics

Unless otherwise specified:

- $V_{CC} = 3.3V$, $V_{CCD} = 1.8V$, $V_{CCO} = 1.8V$
- -1 dBFS Analog input (full-scale input: V_{IN} VI_{NN} = 500 mVpp)
- Clock input differentially driven; analog input differentially driven
- Test conditions: four-channel mode ON, binary output data format, standby mode OFF, full bandwidth (unless specified)

Table 3-4. Low Frequency Characteristics

Parameter	Test Level	Symbol	Min.	Тур.	Max.	Unit
DC Accuracy				-		•
Gain central value (1)	1. 4			1		
Gain error drift	4			325		ppm/°C
Input offset voltage (2)	1. 4			0		LSB
Four-Channel Mode (Fsampling = 1.25 G	sps, Fin = 100) MHz, -1 dE	BFS), for Each C	hannel		
DNLrms	1. 4	DNLrms		0.1	0.15	LSB
Differential nonlinearity	1. 4	DNL+		0.3	0.5	LSB
Differential nonlinearity	1. 4	DNL-	-0.5	-0.3		LSB
INLrms	1. 4	INLrms		0.3	0.9	LSB
Integral nonlinearity	1. 4	INL-		0.9	2.5	LSB
Integral nonlinearity	1. 4	INL+	-2.5	-0.9		LSB
Two-Channel Mode (Fsampling = 2.5 Gsp	s, Fin = 100 I	MHz, -1 dBF	S), for Each Ch	annel		
DNLrms	1. 4	DNLrms		0.09	0.15	LSB
Differential nonlinearity	1. 4	DNL+		0.3	0.5	LSB
Differential nonlinearity	1. 4	DNL-	-0.5	-0.3		LSB
INLrms	1. 4	INLrms		0.3	0.9	LSB
Integral nonlinearity	1. 4	INL-		0.9	2.5	LSB
Integral nonlinearity	1. 4	INL+	-2.5	-0.9		LSB
One-Channel Mode (Fsampling = 5 Gsps	, Fin = 100 MI	Hz, -1 dBFS)			
DNLrms	1. 4	DNLrms		0.08	0.15	LSB
Differential nonlinearity	1. 4	DNL+		0.3	0.5	LSB
INLrms	1. 4	INLrms		0.3	0.9	LSB
Differential nonlinearity	1. 4	DNL-	-0.5	-0.3		LSB
Integral nonlinearity	1. 4	INL-		0.8	2.5	LSB
Integral nonlinearity	1. 4	INL+	-2.5	-0.8		LSB

Notes: 1. Gain central value can be set to 1 via the gain adjustment function of the SPI at register 0x22. Gain central value is measured at Fin = 100 MHz.

2. Offset can be adjusted to 0 LSB via the offset adjustment function of the SPI at register 0x20.

Table 3-5.Dynamic Characteristics

Parameter	Symbol	Test Level	Min.	Тур.	Max.	Unit	Note
AC Analog Inputs	-	l	I		I		
Power Input Bandwidth in Full mode (BW = "1" in 0x01 register)	FPBW	4		3.2		GHz	(1)
Power Input Bandwidth in Nominal mode (BW = "0" in 0x01 register, default mode)				1.5		GHz	
Gain Flatness (± 0.5 dB in full band mode setting BW = 1 in 0x01 register)	GF	4		1.5		GHz	
Input Voltage Standing Wave Ratio up to 3 GHz	VSWR	4			2.13		(2)
Crosstalk (Fin = 620 MHz)		4		60		dB	
Dynamic Performance – Four-channel Mode (F	sampling =	1.25 Gsp	s, Vin = -1	dBFS) for eac	ch channel (a	fter calibrati	on)
Effective Number of Bits Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ENOB	1. 4	7.6 7.3 7.0	8.3 7.7 7.2		Bit	(4)
Signal-to-Noise Ratio Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	SNR	1. 4	47 46 44	52 48 45		dB	(4)
Total Harmonic Distortion (9 Harmonics) Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ITHDI	1. 4	53 51 49	59 57 52		dB	(4)
Spurious Free Dynamic Range Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ISFDRI	1. 4	53 53 50	62 60 54		dBc	(4)
Two-tone third order Intermodulation Distortion Fs = 1.25 Gsps Fin1 = 490 MHz; Fin2 = 495 MHz [- 7dBFS]	IIMD3I	4		53		dBFS	(4)

 Table 3-5.
 Dynamic Characteristics (Continued)

Parameter	Symbol	Test Level	Min.	Тур.	Max.	Unit	Note
Dynamic Performance – Four-channel Mode (F	sampling =	1 Gsps, \	/in = -1 dBFS) for each ch	annel (after ca	alibration)	
Effective Number of Bits Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ENOB	4		8.5 8.0 7.6		Bit	(4)
Signal to Noise Ratio Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	SNR	4		54 51 49		dB	(4)
Total Harmonic Distortion (9 Harmonics) Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ITHDI	4		60 58 55		dB	(4)
Spurious Free Dynamic Range Fs = 1.25 Gsps Fin = 100 MHz Fs = 1.25 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ISFDRI	4		64 63 60		dBc	(4)
Dynamic Performance – Two and One-channel (after calibration)	Mode (Fsai	mpling = 1	1.25 and 2.5 G	isps respecti	vely, -1 dBFS)	for each o	channel
Effective Number of Bits Fs = 2.5 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ENOB	1. 4	7.1 7.0	7.6 7.2		Bit	(4)
Signal to Noise Ratio Fs = 2.5 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	SNR	1. 4	45.5 43.5	47 45		dB	(4)
Total Harmonic Distortion (9 Harmonics) Fs = 2.5 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ITHDI	1. 4	51 49	56 54		dB	(4)
Spurious Free Dynamic Range Fs = 2.5 Gsps Fin = 620 MHz Fs = 1.25 Gsps Fin = 1200 MHz	ISFDRI	1. 4	51 50	57 55		dBc	(4)
Two-tone Third Order Intermodulation Distortion Fs = 2.5 Gsps Fin1 = 490 MHz; Fin2 = 495 MHz [- 7dBFS]	IIMD3I	4		53		dBFS	(4)
Dynamic Performance – One-channel Mode (Fa	sampling =	5 Gsps re	espectively, V	in = -1 dBFS)	(after Calibra	ntion)	
Effective Number of Bits Fs = 5 Gsps Fin = 620 MHz Fs = 5 Gsps Fin = 1200 MHz	ENOB	4		7.8 7.6		Bit	(4)

Table 3-5. Dynamic Characteristics (Continued)

Parameter	Symbol	Test Level	Min.	Тур.	Max.	Unit	Note
Signal to Noise Ratio Fs = 5 Gsps Fin = 620 MHz Fs = 5 Gsps Fin = 1200 MHz	SNR	4		50 47		dB	(4)
Total Harmonic Distortion (9 Harmonics) Fs = 5 Gsps Fin = 620 MHz Fs = 5 Gsps Fin = 1200 MHz	ITHDI	4		58 56		dB	(4)
Spurious Free Dynamic Range Fs = 5 Gsps Fin = 620 MHz Fs = 5 Gsps Fin = 1200 MHz	ISFDRI	4		61 57		dBc	(4)

- Notes: 1. It is recommended to use the ADC in reduced bandwidth mode in order to minimize the noise in the ADC when allowed by the application.
 - 2. These figures apply in all four-channel, two-channel and one-channel modes (interleaved and non interleaved modes).
 - 3. Specified from DC up to 2.5 GHz input signal. Input VSWR is measured on a soldered device. It assumes an external 50Ω $\pm 2~\Omega$ controlled impedance line, and a 50 Ω driving source impedance (S11 <- 30 dB).
 - 4. All the figures provided at Fin = 100 MHz and at Fin = 620 MHz are obtained using the ADC in nominal band mode. The one provided at Fin = 1.2 GHz is obtained using the ADC in full band mode.
 - 5. Section 7.6 for a description of the calibration procedure.

3.5 **Transient and Switching Characteristics**

Table 3-6. Transient and Switching Characteristics

Parameter	Symbol	Test Level	Min	Тур	Max	Unit	Note
Transient Performance							
Bit Error Rate at 1.25 Gsps in Gray mode	BER	4		10 ⁻¹⁶		Error/ sample	(1)
ADC settling time (V_{IN} - V_{INN} = 400 mVpp) in Full BW mode	TS	4			4	Clock cycles	
Overvoltage recovery time	ORT	4			4	Clock cycles	
ADC step response Rise/fall time (10/90%) In Full BW mode In Nominal BW mode				130 225		ps ps	
Overshoot					2	%	
Ringback					2	%	

1. Output error amplitude $< \pm 33$ lsb. Fs = 1.25 Gsps T_J = 110 °C. Note:

 Table 3-7.
 Transient and Switching Characteristics

Parameter	Symbol	Test Level	Min.	Тур.	Max.	Unit	Note
Switching Performance and Characteristics	;						
Clock frequency	F _{CLK}	4	400		2500	MHz	(1) (2)
Maximum sampling frequency (for each channel) Four-channel mode Two-channel mode One-channel mode	F _S	4	200 400 800		1250 2500 5000	MHz MHz MHz	
Minimum clock pulse width (high)	TC1	4			200	ns	
Minimum clock pulse width (low)	TC2	4			200	ns	
Aperture delay	TA	4		100		ps	
ADC Aperture uncertainty	Jitter	4		200		fs rms	
Output rise time for Data (20%-80%)	TR	4		200		ps	(3)
Output fall time for Data (20%-80%)	TF	4		200		ps	(3)
Output rise time for Data Ready (20%-80%)	TR	4		150		ps	(3)
Output fall time for Data Ready (20%-80%)	TF	4		150		ps	(3)
Data output delay	TOD	4		2		ns	(4)
B	TDR	4		2		ns	(4)
Data ready output delay	ITOD-TDRI	4		60	100	ps	(5)
Output data to data ready propagation delay	TD1	4		430		ps	(5)
Data ready to output data propagation delay	TD2	4		370		ps	(5)
Output Data pipeline delay Four-channel mode Port A, B, C, D Two-channel mode Port A, C Port B, D One-channel mode Port A Port B Port C Port D	TPD	4		7 8 7 8 7 7.5 6.5		Clock Cycles	
Data ready reset delay	TRDR	4		1 Tclock + 1.8 ns			
Minimum SYNC pulse width	TSYNC		2 x Tclock			ns	(6)
SYNC setup time		4		0		ps	
SYNC hold time		4		175		ps	

Notes: 1. See Definition of Terms.

- 2. The clock frequency lower limit is due to the gain.
- 3. 50Ω //CLOAD = 2pF termination (for each single-ended output). Termination load parasitic capacitance derating value: 50ps/pF (ECL).
- 4. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only.
- 5. Values for TD1 and TD2 are given for a 2.5 GHz external clock frequency (50% duty cycle). For different sampling rates, apply the following formula: TD1 = T/2 + (TOD-TDR) and TD2 = T/2 (TOD-TDR), where T= clock period.

 This places the rising edge (True-False) of the differential Data Ready signal in the middle of the Output Data valid window. This gives maximum setup and hold times for external data acquisition. The difference (TD1- TD2) gives an information if DATA READY is centered on the output data. if data ready is in the middle TD1 = TD2 = Tdata/2.
- 6. Tclock = external clock period. SYNC cannot change less than 40 ps before CLK has a rising edge. SYNC can change 0 ps after CLK has a rising edge. SYNC must be high for 2 CLK (external clock) rising edges.

3.6 Explanation of Test Levels

Table 3-8. Explanation of Test Levels

1	100% production tested ⁽¹⁾ at +25°C ⁽²⁾ (for <i>C</i> temperature range ⁽³⁾)
2	100% production tested ⁽¹⁾ at +25°C ⁽²⁾ , and sample tested at specified temperatures (for V Temperature ranges ⁽³⁾)
3	Sample tested only at specified temperatures
4	Parameter is guaranteed by design and characterization testing (thermal steady-state conditions at specified temperature)
5	Parameter is a typical value only guaranteed by design only
6	100% production tested over specified temperature range (for <i>B/Q</i> temperature range ⁽³⁾)


Notes: 1. Only minimum and maximum values are guaranteed (typical values are issued from characterization results).

- 2. Unless otherwise specified.
- 3. If applicable, please refer to Section 9. "Ordering Information" on page 69.

3.7 Timing Diagrams


For information on the reset sequence (using SYNCP, SYNCN signals, please refer to section 8.1).

Figure 3-1. ADC Timing in Four-Channel Mode



Note: 1. X refers to A, B, C and D.

Figure 3-2. ADC Timing in Two-channel Mode



Notes:


In two-channel mode, the two analog inputs can be applied on:

 (AAI, AAIN) and (CAI, CAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (CAI, CAIN) on C0...C9 and D0...D9.

⁻ or (AAI, AAIN) and (DAI, DAIN), in which case, the outputs corresponding to (AAI, AAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (DAI, DAIN) on C0...C9 and D0...D9 or (BAI, BAIN) and (CAI, CAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (CAI, CAIN) on C0...C9 and D0...D9.

- or (BAI, BAIN) and (DAIN, DAIN), in which case, the outputs corresponding to (BAI, BAIN) will be on A0...A9 and B0...B9 and the ones corresponding to (DAI, DAIN) on C0...C9 and D0...D9.

Figure 3-3. ADC Timing in One-channel Mode



Note: In one-channel mode, the analog input can be applied on (AAI,AAIN), (BAI, BAIN), (CAI, CAIN) or (DAI, DAIN). The choice is made via the SPI in the control register.




Figure 3-4. ADC SYNC Timing in Four-channel Mode, 1:1 DMUX mode (for each channel)

- Notes: 1. X refers to A, B, C and D.
 - 2. When the SYNC signal is released (inactive), the ADC restarts with the first rising edge of CLK clock. This restart can be extended thanks to SPI feature, Section 6.6.9. You can add Y extra clock cycles (external clock) before starting up of the data ready signal after reset (SYNC, SYNCN). The propagation delay becomes: Data Ready restarts after a fixed N clock cycle delay + 1.6ns pure delay TDR + Y extra clock cycles. Y is the value of SYNC register (address 0x06). Default value is 0 and maximum value is 15 CLK clock cycles where N is 1 or 2 CLK cycles depending on the length of the SYNC pulse.
 - 3. For applications where a single EV10AQ190 ADC is used the SYNC timing details shown in Figure 3-4 can be used. Where multiple EV10AQ190 ADCs are to be used in synchronization the fact that the time between the falling edge of SYNC and the restart of DATA READY is a function of the SYNC pulse which should be considered. For further details see Application Note "Synchronization of Multiple EV10AQ190 ADCs".

3.8 Digital Output Coding

 Table 3-9.
 ADC Digital Output Coding Table

		Digital Output							
Differential Analog Input	Voltage Level	Binary MSBLSB Out-of-range	Gray MSBLSB Out-of-range						
> +250.25 mV	>Top end of full scale + ½ LSB	1111111111	1	1000000000	1				
+250.25 mV +249.75 mV	Top end of full scale + ½ LSB Top end of full scale - ½ LSB	1111111111	0	1000000000	0 0				
+124.75 mV +124.25 mV	³ / ₄ full scale + ½ LSB ³ / ₄ full scale - ½ LSB	1100000000	0	1010000000	0 0				
+0.25 mV -0.25 mV	Mid scale + ½ LSB Mid scale - ½ LSB	1000000000	0	1100000000	0				
−124.25 mV −124.75 mV	1/ ₄ full scale + ½ LSB 1/ ₄ full scale - ½ LSB	0100000000	0	0110000000	0				
−249.75 mV −250.25 mV	Bottom end of full scale + ½ LSB bottom end of full scale - ½ LSB	0000000001	0	0000000001	0				
< – 250.25 mV	< bottom end of full scale - ½ LSB	000000000	1	000000000	1				

3.9 Definition of Terms

 Table 3-10.
 Definition of Terms

Term		Description				
(Fs max)	Maximum sampling frequency	Sampling frequency for which ENOB < 6 bits				
(Fs min)	Minimum sampling frequency	Sampling frequency for which the ADC Gain has fallen by 0.5 dB with respect to the gain reference value. Performances are not guaranteed below this frequency.				
(BER)	Bit error rate	Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An error code is a code that differs by more than \pm 8 LSB from the correct code.				
(FPBW)	Full power input bandwidth	Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at full scale –1 dB (–1 dBFS).				
(SSBW)	Small signal input bandwidth	Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at full scale –10 dB (–10 dBFS).				
(SINAD)	Signal-to-noise and distortion ratio	Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below full scale (–1 dBFS), to the RMS sum of all other spectral components, including the harmonics except DC.				

 Table 3-10.
 Definition of Terms (Continued)

Term		Description
(SNR)	Signal-to-noise ratio	Ratio expressed in dB of the RMS signal amplitude, set to 1dB below full scale, to the RMS sum of all other spectral components excluding the nine first harmonics.
(THD)	Total harmonic distortion	Ratio expressed in dB of the RMS sum of the first nine harmonic components, to the RMS input signal amplitude, set at 1 dB below full scale. It may be reported in dB (that is, related to converter –1 dB full scale), or in dBc (that is, related to input signal level).
(SFDR)	Spurious free dynamic range	Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below full scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (that is., related to converter –1 dB full scale), or in dBc (that is, related to input signal level).
(ENOB)	Effective number of bits	$\frac{\text{ENOB} = -1.76 + 20 \log (A/FS/2)}{6.02}$ Where A is the actual input amplitude and FS is the full scale range of the ADC under test.
(DNL)	Differential nonlinearity	The differential nonlinearity for an output code i is the difference between the measured step size of code i and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic.
(INL)	Integral nonlinearity	The Integral nonlinearity for an output code i is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all INL (i) .
(TA)	Aperture delay	Delay between the rising edge of the differential clock inputs (CLK,CLKN) (zero crossing point), and the time at which (XAI, XAIN where X = A, B C or D) is sampled.
(JITTER)	Aperture uncertainty	Sample-to-sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point.
(TS)	Settling time	Time delay to achieve 0.2% accuracy at the converter output when a 80% full scale step function is applied to the differential analog input.
(ORT)	Overvoltage recovery time	Time to recover 0.2% accuracy at the output, after a 150% full scale step applied on the input is reduced to midscale.
(TOD)	Digital data output delay	Delay from the rising edge of the differential clock inputs (CLK,CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load.
(TDR)	Data Ready output delay	Delay from the rising edge of the differential clock inputs (CLK,CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load.

 Table 3-10.
 Definition of Terms (Continued)

Term		Description					
(TD1) Time delay from data transition to data ready		The difference TD1-TD2 gives an information if data ready is centered on the output data. If data ready in the middle TD1=					
(TD2)	Time delay from data ready to data transition	TD2 = Tdata/2					
(TC)	Encoding clock period	TC1 = Minimum clock pulse width (high) TC = TC1 + TC2 TC2 = Minimum clock pulse width (low)					
(TPD)	Pipeline delay	Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking in account the TOD).					
(TRDR)	Data Ready reset delay	Delay between the falling edge of the Data Ready output asynchronous Reset signal (SYNC, SYNCN) and the reset to digital zero transition of the Data Ready output signal (XDR, XDRN, where X = A, B, C, D).					
(TR)	Rise time	Time delay for the output DATA signals to rise from 20% to 80% of delta between low level and high level.					
(TF)	Fall time	Time delay for the output DATA signals to fall from 20% to 80% of delta between low level and high level.					
(PSRR)	Power supply rejection ratio	Ratio of input offset variation to a change in power supply voltage.					
(NRZ) Nonreturn to zero		When the input signal is larger than the upper bound of the ADC input range, the output code is identical to the maximum code and the out-of-range bit is set to logic one. When the input signal is smaller than the lower bound of the ADC input range, the output code is identical to the minimum code, and the Out of range bit is set to logic one. (It is assumed that the input signal amplitude remains within the absolute maximum ratings).					
(IMD)	Intermodulation distortion	The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products.					
(NPR)	Noise power ratio	The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise signal as the input to the ADC under test, the noise power ratio is defined as the ratio of the average out-of-notch to the average in-notch power spectral density magnitudes for the FFT spectrum of the ADC output sample test.					
(VSWR)	Voltage standing wave ratio	The VSWR corresponds to the ADC input insertion loss due to input power reflection. For example a VSWR of 1.2 corresponds to a 20 dB return loss (that is, 99% power transmitted and 1% reflected).					

4. Characterization Results

Nominal conditions (unless otherwise specified):

- $V_{CC} = 3.3V$, $V_{CCD} = 1.8V$, $V_{CCO} = 1.8V$
- -1 dBFS analog input (full scale input, V_{IN} V_{INN} = 500 mVpp)
- Clock input differentially driven; analog input differentially driven
- Default mode: four-channel mode ON, binary output data format, digital interface ON, Standby mode off, nominal bandwidth

Figure 4-1. Power Input Bandwidth (-1 dBFS *i*nput, one-channel Mode, $F_C = 2.5$ GHz, Full Bandwidth Setting)




Figure 4-2. Power Input Bandwidth (-1 dBFS Input, one-channel Mode, Fc = 2.5 GHz, Nominal Bandwidth Setting)




Figure 4-3. ENOB versus Fin




Figure 4-4. SNR versus Fin




Figure 4-5. THD versus Fin




Figure 4-6. SFDR versus Fin




Figure 4-7. ENOB versus Power Supplies (Fin = 620 MHz, Minimum then of all power supplies at minimum value, Maximum all power supplies at maximum value)




Figure 4-8. SNR versus Power Supplies (Fin = 620 MHz, Minimum then all power supplies at minimum value, Maximum all power supplies at maximum value)





Figure 4-9. ENOB versus Temperature (Fin = 620 MHz, Minimum then $Tc = -40^{\circ}C$, Maximum $Tc = 110^{\circ}C$)







Figure 4-10. SNR versus Temperature (Fin = 620 MHz, Minimum $Tc = -40^{\circ}C$, Maximum $Tc = 110^{\circ}C$)

Figure 4-11. Spectrum at Fs = 5 Gsps (one-channel mode), Fin = 620 MHz






Figure 4-12. Spectrum at Fs = 5 Gsps (one-channel mode), Fin = 620 MHz

5. Pin Description

5.1 Pinout View (Bottom View)

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	
AD	GND	vcc	В8	В9	BOR	GND	DiodA	NC	GND	NC	SYNCF	CLK	CLKN	scan0	scan2	sclk	mosi	Res50	GND	COR	C9	C8	VCC	GND	AD
AC	GND	vcc	B8N	B9N	BORN	GND	DiodC	GND	vcc	NC	SYNC	GND	GND	scan1	rstn	csn	miso	Res62	GND	CORN	C9N	C8N	vcc	GND	AC
AB	NC	NC	vcc	GND	vcc	GND	vcc	GND	GND	vcc	VCCD	GND	GND	vcc	vcc	GND	GND	vcc	GND	VCC	GND	vcc	NC	NC	AB
AA	NC	NC	VCC	GND	vcco	VCC	vcc	GND	GND	vcc	VCCD	GND	GND	vcc	VCC	GND	GND	vcc	vcc	vcco	GND	VCC	NC	NC	AA
Υ	NC	NC	vcco	GND	GND	vcco	vcc	GND	GND	VCC	VCCD	GND	GND	vcc	VCC	GND	GND	vcc	vcco	GND	GND	vcco	NC	NC	Υ
W	NC	NC	vcco	GND	GND		Į						l	l			ı		Į	GND	GND	vcco	NC	NC	W
٧	NC	NC	NC	NC	GND															GND	NC	NC	NC	NC	٧
U	В7	B7N	NC	NC	vcco															vcco	NC	NC	C7N	C7	U
Т	B5	B5N	В6	B6N	GND															GND	C6N	C6	C5N	C5	Т
R	В3	B3N	В4	B4N	vcc															vcc	C4N	C4	C3N	С3	R
Р	B1	B1N	B2	B2N	GND															GND	C2N	C2	C1N	C1	Р
N	BDR	BDRN	В0	BON	VCC															VCC	CON	C0	CDRN	CDR	N
М	ADR	ADRN	A0	AON	VCC															VCC	DON	D0	DDRN	DDR	М
L	A1	A1N	A2	A2N	GND															GND	D2N	D2	D1N	D1	L
K	А3	A3N	A4	A4N	VCC															vcc	D4N	D4	D3N	D3	K
J	A5	A5N	A6	A6N	GND											•				GND	D6N	D6	D5N	D5	J
Н	A7	A7N	NC	NC	vcco															vcco	NC	NC	D7N	D7	Н
G	NC	NC	NC	NC	GND															GND	NC	NC	NC	NC	G
F	NC	NC	vcco	GND	GND															GND	GND	vcco	NC	NC	F
Е	NC	NC	vcco	GND	GND	vcco	vcc	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	vcc	vcco	GND	GND	vcco	NC	NC	Е
D	NC	NC	VCC	GND	vcco	VCC	vcc	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	vcc	vcc	vcco	GND	vcc	NC	NC	D
С	NC	NC	vcc	GND	VCC	vcc	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	vcc	VCC	GND	vcc	NC	NC	С
В	GND	vcc	A8N	A9N	AORN	GND	GND	GND	GND	GND	GND	MIRefA	MIRefC	GND	GND	GND	GND	GND	GND	DORN	D9N	D8N	vcc	GND	В
Α	GND	VCC	A8	A9	AOR	GND	AAI	AAIN	GND	BAI	BAIN	GND	GND	CAI	CAIN	GND	DAI	DAIN	GND	DOR	D9	D8	VCC	GND	Α
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	

5.2 Pinout Table

Table 5-1.Pinout Table

Pin Label	Pin Number	Description	I/O	Simplified Electrical Schematics
Power supp	lies			
GND	A1, A6, A9, A12, A13, A16, A19 A24, B1, B6, B7, B8, B9, B10, B11, B14, B15, B16, B17, B18, B19, B24, C4, C7, C8, C9, C10, C11, C12, C13, C14, C15, C16, C17, C18, C21, D4, D8, D9, D10, D11, D12, D13, D14, D15, D16, D17, D21, E8, E9, E10, E11, E12, E13, E14, E15, E16, E17, J5, J20, L5, L20, P5, P20, T5, T20, Y8, Y9, Y12, Y13, Y16, Y17, AA4, AA8, AA9, AA12, AA13, AA16, AA17, AA21, AB4, AB6, AB8, AB9, AB12, AB13, AB16, AB17, AB19, AB21, AC1, AC6, AC12, AC13, AC19, AC24, AD1, AD6, AD19, AD24 E4, E5, E20, E21, F4, F5, F20, F21, G5, G20, V5, V20, W4, W5, W20, W21, Y4, Y5, Y20, Y21, AC8, AD9	Ground All ground pin must be connect to a one solid ground plane on evaluation board Common ground (analog + digital)		
vcc	A2, A23, B2, B23, C3, C5, C6, C19, C20, C22, D3, D6, D7, D18, D19, D22, E7, E18, K5, K20, M5, M20, N5, N20, R5, R20, Y7, Y10, Y15, Y18, AA3, AA6, AA7, AA10, AA15, AA18, AA19, AA22, AB3, AB5, AB7, AB10, AB15, AB18, AB20, AB22, AC2, AC23, AD2, AD23 AA14, AB14, Y14 AC9	Analog + SPI pads power supply (3.3V)		
VCCD	Y11, AB11, AA11	Digital power supply (1.8V)		
vcco	D5, D20, E3, E6, E19, E22, F3, F22, H5, H20, U5, U20, W3, W22, Y3, Y6, Y19, Y22, AA5, AA20	Output power supply (1.8V)		

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
Clock Signa	ıl			
CLKN	AD12 AD13	In-phase input clock signal and out-of-phase input clock signal. Master input clock (Sampling clock). This is a differential clock with internal common mode at 1.8V. It should be driven in AC coupling. Equivalent internal differential 100Ω input resistor.	I	$V_{CC} = 3.3V$ $V_{$
Analog Inpu	ıt Signals			
AAI AAIN	A7 A8	In-phase analog input channel A. Out-of-phase analog input channel A	I	
BAI BAIN	A10 A11	In phase analog input channel B. Out-of-phase analog input channel B	1	
CAI CAIN	A14 A15	In-phase analog input channel C. Out-of-phase analog input channel C	I	
DAI DAIN	A17 A18	In-phase analog input channel D. Out-of-phase analog input channel D		
XAI XAIN		In phase analog input channel X (X = A, B, C or D). Out-of-phase analog input channel X Analog input (differential) with internal common mode at 1.6V (CMIRefAB/CD signal). It should be driven in AC coupling or DC coupling with CMIREFAB/CD output signal. XAI input is sampled and converted (10 bit) on each positive transition on the CLK Input. Equivalent internal differential 100Ω input resistor	I	$XAIN$ 50Ω $CMIRefAB$ $/CD$ XAI GND $A0pF$
Digital out	put signals			
A0, A0N A1, A1N A2, A2N A3, A3N A4, A4N A5, A5N A6, A6N A7, A7N A8, A8N A9, A9N	M3, M4 L1, L2 L3, L4 K1, K2 K3, K4 J1, J2 J3, J4 H1, H2 A3, B3 A4, B4	Channel A in phase output data A0 is the LSB, A9 is the MSB. Channel A out of phase output data A0N is the LSB, A9N is the MSB. This differential digital output data is transmitted at CLK/2 clock rate (1.25 Gbps max). Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
AOR AORN	A5 B5	Channel A output out- of-range bit This differential output is asserted logic high while the over or under range condition exist for the channel A. Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver. Differential LVDS signal	0	
ADR ADRN	M1 M2	Channel A output clock (data ready clock in DDR mode) This differential output clock is used to latch the output data on rising and falling edge. This differential digital output clock is at CLK/4 clock frequency (625 MHz max) should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	
B0, B0N B1, B1N B2, B2N B3, B3N- B4, B4N B5, B5N B6, B6N B7, B7N B8, B8N B9, B9N	N3, N4 P1, P2 P3, P4 R1, R2 R3, R4 T1, T2 T3, T4 U1, U2 AD3, AC3 AD4 AC4	Channel B in phase output data B0 is the LSB, B9 is the MSB B0N is the LSB, B9N is the MSB This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by 100Ω differential resistor place as close as possible to differential receiver Differential LVDS signal	0	
BOR BORN	AD5 AC5	Channel B output Out of range bit This differential output is asserted logic high while the over or under range condition exist for the channel B Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
BDR BDRN	N1 N2	Channel B Output clock This differential output clock is used to latch the output data on rising and falling edge. This differential digital output clock is at CLK/4 clock frequency (625 MHz max). should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	
C0, C0N C1, C1N C2, C2N C3, C3N C4, C4N C5, C5N C6, C6N C7, C7N C8, C8N C9, C9N	N22, N21 P24, P23 P22, P21 R24, R23 R22, R21 T24, T23 T22, T21 U24, U23 AD22, AC22 AD21, AC21	Channel C in phase output data C0 is the LSB, C9 is the MSB C0N is the LSB, C9N is the MSB This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	
COR CORN	AD20 AC20	Channel C output Out of range bit. This differential output is asserted logic high while the over or under range condition exist for the channel C. Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver. Differential LVDS signal	0	
CDR CDRN	N24 N23	Channel C Output clock This differential output clock is used to latch the output data on rising and falling edge. This differential digital output clock is at CLK/4 clock frequency (625MHz max). Should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
D0, D0N D1, D1N D2, D2N D3, D3N D4, D4N D5, D5N D6, D6N D7, D7N D8, D8N D9, D9N	M22, M21 L24, L23 L22, L21 K24, K23 K22, K21 J24, J23 J22, J21 H24, H23 A22, B22 A21, B21	Channel D in phase output data D0 is the LSB, D9 is the MSB D0N is the LSB, D9N is the MSB This differential digital output data is transmitted at CLK/2 clock rate (1.25Gbps max). Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	
DOR DORN	A20 B20	Channel D output out-of-range bit This differential output is asserted logic high while the over or under range condition exist for the channel D Each of these outputs should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	
DDR DDRN	M24 M23	Channel D Output clock This differential output clock is used to latch the output data on rising and falling edge. This differential digital output clock is at CLK/4 clock frequency (625 MHz max). should always be terminated by 100Ω differential resistor placed as close as possible to differential receiver Differential LVDS signal	0	

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
SPI Signals				
csn	AC16	SPI signal (3.3V CMOS) Input Chip Select signal (Active low) When this signal is active low, sclk is used to clock data present on MOSI or MISO signal Refer to section 6.6 for more information	I	
scik	AD16	SPI signal (3.3V CMOS) Input SPI serial Clock Serial data is shifted into and out SPI synchronously to this signal on positive transition of sclk refer to Section 6.6 for more information	I	
mosi	AD17	SPI signal (3.3V CMOS) Data SPI Input signal (Master Out Slave In) Serial data input is shifted into SPI while sldn is active low Refer Section 6.6 for more information	1	Non-inverting CMOS Schmitt-trigger input
rstn	AC15	SPI signal (3.3V CMOS) Input Digital asynchronous SPI reset (Active low) This signal allows to reset the internal value of SPI to their default value Refer Section 6.6 for more information	1	
miso	AC17	SPI signal (3.3V CMOS) Data output SPI signal (Master In Slave Out) Serial data output is shifted out SPI while sldn is active low. MISO should be pulled up to V _{CC} using 1K - 3K3 resistor MISO not tristated when inactive Refer Section 6.6 for more information	0	Output Pad 80Ohm 4mA
Other signals	<u> </u>			
scan0 scan1 scan2	AD14 AC14 AD15	Scan mode signals (Used for internal purpose) Pull up to VCC		

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
SYNCN SYNCP	AC11 AD11	Differential Input Synchronization signal (LVDS) Active high signal This signal is used to synchronize external ADC, Refer to Section 6.6 for more information Equivalent internal differential 100Ω input resistor	I	GND $8.64 \text{K}\Omega$ SYNCP 50Ω 50Ω 5.25pF $15.04 \text{K}\Omega$ $V_{\text{CC}} = 3.3 \text{V}$
Res50 Res62	AD18 AC18	50Ω and 62Ω reference resistor input Refer Section 6.5 for more information		62 Ohm 50 Ohm GND
CMIRefAB CMIRefCD	B12 B13	Output voltage reference for Channel A-B and C-D Input Common mode In AC coupling operation this output could be left floating (not used) In DC coupling operation, this pins provides an output voltage witch is the common mode voltage for the analog input signal and should be used to set the common mode voltage of the input driving buffer. CMIRefAB for A and B channel CMIRefCD for C and D channel	0	

 Table 5-1.
 Pinout Table (Continued)

Pin Label	Pin Number (Continued)	Description	I/O	Simplified Electrical Schematics
DiodA DiodC	AD7 AC7	Input Temperature diode Anode Input Temperature diode Cathode Refer Section 6.4 for more information	ı	Diode C Diode A
			0	
NC	C1, C2, C23, C24, D1, D2, D23, D24, E1, E2, E23, E24, F1, F2, F23, F24, G1, G2, G3, G4, G21, G22, G23, G24, H3, H4, H21, H22, U3, U4, U21, U22, V1, V2, V3, V4, V21, V22, V23, V24, W1, W2, W23, W24, Y1, Y2, Y23, Y24, AA1, AA2, AA23, AA24, AB1, AB2, AB23, AB24, AD10, AD8, AC10	Reserved pins Do not connect		

6. Functional Description

6.1 Overview

Table 6-1.Functions Description

Name	Function						
V _{CC}	3.3V power supply (analog core + SPI pads)						
V _{CCO}	1.8V output power supply		$V_{CC} = 3.3V$ $V_{CCO} = 1.8V$ $V_{CCD} =$	1.8V			
V _{CCD}	1.8V digital power supply	AAI, AAIN 2		7 22 21 11			
GND	Ground	7	2 /-	Channel A			
AAI, AAIN	Channel A Differential analog input	BAI, BAIN 2 7 CAI, CAIN 2	2/	Output Clock Channel A			
BAI, BAIN	Channel B Differential analog input	DAI, DAIN 2	2/	Channel B			
CAI, CAIN	Channel C Differential analog input	CLK, CLKN 2 SYNC. 7	2/	2 Output Clock Channel B			
DAI, DAIN	Channel D Differential analog input	SYNCH 2 SYNCH 2 SCLK -	QUAD ADC	Channel C 2, Output Clock			
CLK,CLKN	Differential Clock Input	MOSI -		Channel C			
[A0:A9] [A0N:A9N]	Channel A Differential output data	MISO ← CSN ← RSTN ←	—	22, Channel D			
[B0:B9] [B0N:B9N]	Channel B Differential output data	SCAN 3	3/	Output Clock Channel D			
[C0:C9] [C0N:C9N]	Channel C Differential output data	DIODC -	_	CMIRefAB CMIRefCD			
[D0:D9] [D0N:D9N]	Channel D Differential output data		GND	_			
AOR, AORN	Channel A Differential out of range						
BOR, BORN	Channel B Differential out of range	CSN	Chip Select (active low)				
COR, CORN	Channel C Differential out of range	RSTN	Digital asynchronous reset	(active low)			
DOR, DORN	Channel D Differential out of range	SCAN[2:0]	Digital scan mode signals				
ADR, ADRN	Channel A differential Data Ready	DIOD1A	Diode anode for die junctio	n temperature monitoring			
BDR, BDRN	Channel B differential Data Ready	DIOD1C		ion temperature monitoring			
CDR, CDRN	Channel C differential Data Ready	Res50	50Ω reference input resisto				
DDR, DDRN	Channel D Differential Data Ready	Res62	62Ω reference input resisto	or			
SYNC, SYNCN	Synchronization of Data Ready (LVDS)	CMIRefAB	Output reference for Input of Channels A and B	Output reference for Input common mode reference Channels A and B			
SCLK	SPI Clock	CMIRefCD	Output reference for Input common mode reference Channels C and D				
MISO	Master In Slave out SPI output						
MOSI	Master Out Slave In SPI Input						

6.2 ADC Synchronization Signal (SYNCP, SYNCN)

The SYNCP, SYNCN signal has LVDS electrical characteristics. It is active high and should last at least two clock cycles to work properly.

Once asserted, it has an effect on the output clock signals which are then forced to LVDS low level as described in. During reset, the output data are not refreshed.

Once de-asserted, the output clock signals restart toggling after (TDR + N clock delay + 1.6ns (N = 1 or 2)) + Y clock cycles, where Y can be selected via the SPI at address 0x06 (from 0 to 15). This SYNC signal can be used to ensure the synchronization of multiple ADCs.

The SYNCN, SYNCP signal is mandatory whenever the following ADC modes are changed: Standby, DMUX mode, Test mode⁽³⁾, Channel mode. For all other ADC modes there is no need to perform a SYNCN, SYNCP.

Examples:

The SYNCN, SYNCP signal is mandatory after power up or power configuration: when switching the ADC from standby (full or partial) to normal mode.

The SYNCN, SYNCP signal is mandatory after channel mode configuration: when switching the ADC from four-channel mode to one-channel mode.

The SYNCN, SYNCP signal is mandatory after test sequence: when switching the ADC from normal running mode to ramp or flashing mode but it is no needed when the ADC is switched from test mode (ramp or flashing) to normal running mode.

- Notes: 1. In DMUX 1:2 mode, the SYNC,SYNCN signal also resets the clock divider for the DMUX.
 - 2. In decimation mode, the SYNC, SYNCN signal also resets the clock dividers for decimation, therefore data outputs are not refreshed or may be corrupted when SYNC, SYNCN is active.
 - 3. SYNC is not needed from Test mode to normal mode.

For details regarding synchronization of multiple converter see "Synchronization of Multiple EV10AQ190".

XAIN Y clock cycles **SYNC** TOD + pipeline delay TOD + 2 clock cycles XHD0...XHD7 N +1 Y clock cycles TOD + 2 clock cycles XHD0...XHD7 Μ delayed Y clock cycles TDR + N clock cycle + 1.6ns XDR TDR + N clock cycle + 1.6ns XDR delayed

Figure 6-1. Output Data and Data Ready with Extra Delay Configuration

Note: X refers to A, B, C and D.

Y is refer to the number of extra clock that you can add (Y=0 to 15) with programming delay of ADC ready after SYNC. See "Quad ADC Digital Interface (SPI)" on page 44. (Register address 0x06).

6.3 Digital Scan Mode (SCAN[2:0])

These signals allow to perform a scan of the digital part of the ADC.


For e2v use only.

Pull up to V_{CC}

6.4 Die Junction Temperature Monitoring Diode

DIODA, DIODC: two pins are provided so that the diode can be probed using standard temperature sensors.

Figure 6-2. Junction Temperature Monitoring Diode System



Note: If the diode function is not used, DIODA and DIODC can be left unconnected (open).

6.5 Res50 and Res62

The Res50 and Res62 correspond to the input of internal 50Ω and 62Ω reference resistors that are used to check the process deviation.

The idea is to inject a current into pin Res50, measure the voltage across Res50 and nearest ground pin (AD19), same process should be used for Res62.

You then have two equations with two unknown parameters:

 $Res50 = k \times 50 + e1$

 $Res62 = k \times 62 + e2$

- Where k is due to the process
- Where e1 and e2 are due to the measurement errors

Assuming that e1 = e2 since the same process is used to measure both Res50 and Res62 in the same conditions, you can obtain the k factor by working out this equation, which helps you determine if you need to compensate for the process by increasing or decreasing the resistors value (TRIMMER register at address 0x13) of the input resistors (there are two 50Ω resistors per analog input channel).

Note: If the Res50, Res62 function is not used, Res50 and Res62 can be left unconnected (open).

The two pins Res62 and Res50 are for checking the actual centering of the process.

The two point measurement reduces measurement errors. Since the current circulating through ground in normal operation is about 1.25A, a shift of 10mV on the pins RES62 and RES50 is consistent.

One way to get rid of the shift in IR-drop to ground when measuring RES62 of RES50 at actual operational temperature is to use a two step measurement (circuit being normally powered):

- 1. Measure the voltage of these two pins regarding board ground without injecting any current (yields Vres62_0mA and Vres50_0mA, which should be at the same value: the actual ground level in die)
- 2. Measure the voltage of these two pins regarding board ground injecting sequentially 2mA in these pins this yields Vres62_2ma and Vres50_2mA

Subtracting the actual resistance would then yield R62=(Vres62_2mA - Vres62_0mA)/2mA and measR50=(Vres50_2mA - Vres50_0mA)/2mA. This should minimize the systematic error.

Note: When computing the systematic error an accumulated misreading of $\pm 0.1\Omega$ on measR50 and measRes62 can lead to a fluctuation of $\pm 1\Omega$ in the estimation of the systematic error "e" (for obvious physical reasons "e" cannot be negative, because it represents parasitic resistance between the measure resistor and the measurement apparatus), and of fluctuation of ± 0.01666 in the estimation of "k".

The measurement of actual input resistance is somehow easier since we have access to both terminals, but of course due to the trimming system this measurement must be performed with the ADC powered.

Performing the measurement as described above should reduce the discrepancy between computed value and measured value for input impedance (all resistors are now measured at similar temperatures).

Due to extra routing between pad and termination resistor for analog inputs the measured differential value should be ~2 Ω above the computed value. As a consequence we should revise the formula for input impedance given in section Section 6.6.14 as follows:

R=1 + $(121 \times k / (2 + 0.006 \times (8 \times bit3 + 4 \times bit2 + 2 \times bit1 + bit0)))$ where k is the computed value for RES62 and RES50 measurements, representing the process deviation from ideality (k=1 <==> perfectly centered process), and where the first term 1 is the serial parasitic resistor between pad and actual termination resistor.

The trimming is meant to compensate for die process deviation (accepted value by foundry is $\pm 15\%$), after trimming it is always possible to reach the 50Ω (100Ω differential) value $\pm 2\%$ which is consistent with accepted tolerance of discrete passive devices.

When the die process is well centered (that is when k is close enough to 1) no trimming is necessary (default programming is OK) except if due to PCB process issues the actual input trace impedance deviates significantly from 50Ω and need to me matched internally.

The same trimming value should be applied for parts yielding the same measured values for RES62 and RES50.

6.6 Quad ADC Digital Interface (SPI)

The digital interface will be a 3-wire SPI style (3.3V CMOS pads, 1.8V core) with:

- 8 bits for the address A[7] to A[0] including a R/W bit (A[7] = R/W and is the MSB)
- 16 bits of data D[15] to D[0] with D[15] the MSB.

Five signals are required:


- · RSTN for the SPI reset
- · SCLK for the SPI clock
- . CSN for the chip select
- MISO for the Master In Slave Our SPI Output (MISO should be pulled up to V_{CC} using 1K 3K3
 resistor; also MISO does not conform to full SPI specification and is not tristated when inactive. For
 full details, refer to EV10AQ190 Application Note.
- . MOSI for the Master Out Slave In SPI Input

The MOSI sequence should start with one R/W bit:

- R/W = "0" is a read procedure
- R/W = "1" is a write procedure


6.6.1 Timings

Figure 6-3. Register Write to a 16-bit Register



Note: Last falling edge of sclk should occur only once csn is back to high level at the end of the write procedure.

Figure 6-4. Register Read from a 16-bit Register



 $T_{CSN_{END}} = T_{SCLK}/4 = 12.5 \text{ ns}^{(3)}$

Table 6-2. Timing Characteristics

Pin	Max Frequency	Setup ⁽¹⁾	Hold ⁽¹⁾	TPD Propagation Time
SCLK	20 MHz			
CSN (to SCLK) (see note 2)		1 ns	1 ns	
MOSI (to SCLK)		1.2 ns	1.0 ns	
MISO (to SCLK)				min 1.5 ns/max 4 ns

Notes: 1. First value is in minimum conditions, second value is in maximum conditions.

- 2. Setup/Hold to both SCLK edges.
- 3. Last falling edge of sclk should occur once csn is set to 1, due to an internal operation.

6.6.2 Digital Reset (RSTN)

This is a global Reset for the SPI.

It is active low.

There are two methods to reset the Quad 10-bit 1.25 Gsps ADC:

- By asserting low the rstn primary pad (hardware reset)
- By writing A 1 In the bit swreset of the swreset register through the spi (software reset)

Both methods will clear all configuration registers to their reset values.

6.6.3 Registers Description

Table 6-3. Registers Mapping

Address	Label	Description	R/W	Default Setting
Common Re	egisters			
0x00	Chip ID	Chip ID and version	Read only	0x0414 0x0418 (latest)
0x01	Control Register	ADC mode (channel mode) Standby Binary/Gray Test Mode ON/OFF Bandwidth Selection	R/W	Four-channel mode (1.25 Gsps) No standby Binary coding Test mode OFF Nominal bandwidth
0x02	STATUS	Status register	Read Only	
0x04	SWRESET	Software SPI reset	R/W	No reset
0x05	TEST	Test Mode	R/W	Test Pattern = ramp
0x06	SYNC	Programmable delay on ADC Data Ready after Reset XDR, XDRN (4 bits), with X = A, B, C, D	R/W	0 extra clock cycle
0x0F	Channel Select	Channel X Selection	R/W	0x0000
Per Channe	l Registers (X=A/E	B/C/D)		
0x10	Cal Ctrl X	Calibration control register of channel X	R/W	

Table 6-3. Registers Mapping (Continued)

0x11	Cal Ctrl X Mlbx	Status/Busy of current calibration of Channel X	Read only (poll)	
0x12	Status X	Global Status of channel X	Read Only	
0x13	Trimmer X	Impedance trimmer of channel X	R/W	0x07
0x20	Ext Offset X	External Offset Adjustment of Channel X	R/W	0 LSB
0x21	Offset X	Offset Adjustment of Channel X	Read Only	0 LSB
0x22	Ext Gain X	External Gain Adjustment of Channel X	R/W	0 dB
0x23	Gain X	Gain Adjustment of Channel X	Read Only	0 dB
0x24	Ext Phase X	External Phase Adjustment of Channel X	R/W	0 ps
0x25	Phase X	Phase Adjustment of Channel X	Read Only	0 ps

Notes: 1. All registers are 16-bits long.

6.6.4 Chip ID Register (Read Only)

Table 6-4. Chip ID Register Mapping: Address 0x00

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TYPE							BRANC	H<3:0>			VERSIC	N<3:0>			

Table 6-5. Chip ID Register Description

Bit label	Value	Description	Default Setting
VERSION <3:0>	0100	Version Number	
BRANCH<3:0>	0001	Branch Number	See (Note:)
TYPE<7:0>	00001000	Chip Type	

Note: 0x0414 = alpha silicon, 0x0418 = beta silicon

6.6.5 Control Register

Table 6-6. Control Register Mapping: address 0x01

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unuse	Unused<1:0>		TEST	0	Unused	Unused	BDW	B/G	Unused	STDBY	<1:0>		ADCMOI	DE <3:0>	>

^{2.} The *external* gain/offset/phase adjustment registers correspond to the registers where one can write the external values to calibrate the gain/offset/phase parameters of the ADCs. The Gain/offset/phase adjustment registers are read only registers. They provide you with the internal settings for the gain/offset/phase parameters. The *external* and read only adjustment registers should give the same results two by two once any calibration has been performed.

 Table 6-7.
 Control Register Description

Bit label	Value	Description	Default Setting		
	00XX	Four-channel mode (1.25 Gsps per channel)			
	0100	Two-channel mode (channel A and channel C, 2.5 Gsps per channel)			
	0101	One-channel mode (channel B and channel C, 2.5 Gsps per channel)			
	0110	Two-channel mode (channel A and channel D, 2.5 Gsps per channel)			
	0111	Two-channel mode (channel B and channel D, 2.5 Gsps per channel)			
	1000	One-channel mode (channel A, 5 Gsps)			
ADCMODE <3:0>	1001	One-channel mode (channel B, 5 Gsps)	0000 Four-channel mode		
10.07	1010	One-channel mode (channel C, 5 Gsps)	Tour charmer mode		
	1011	One-channel mode (channel D, 5 Gsps)			
	1100	Common input mode, simultaneous sampling (channel A)			
	1101	Common input mode, simultaneous sampling (channel B)			
	1110	Common input mode, simultaneous sampling (channel C)			
	1111	Common input mode, simultaneous sampling (channel D)			
	00	Full Active Mode			
	01	Standby channel A/channel B: - if four-channel mode selected then standby of channel A and B - if two-channel mode selected then standby of channel A or B - if one-channel mode selected then full standby - if Common input mode selected then full standby	00		
STDBY <1:0>	10	Standby channel C/channel D - if four-channel mode selected then standby of channel C and D - if two-channel mode selected then standby of channel C or D - if one-channel mode selected then full standby - if common input mode selected then full standby	Full active mode		
	11	Full standby			
P/C	0	Binary	0		
B/G	1	Gray	Binary coding		
BDW	0	Nominal bandwidth (1 GHz typical)	0		
DD 8 8	1	Full bandwidth	Nominal bandwidth		
TEST	0	No Test Mode	0		
IESI	1	Test Mode Activated, Refer to the Test register	No test mode		

 Table 6-8.
 Control Register Settings (Address 0x01: Bit7 to Bit0

Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Label	B/G	Unused	STDB	Y <1:0>		ADCMO	DE <3:0>	
Four-channel mode 1.25 Gsps max per channel	х	Х	х	x	0	0	х	х
Two-channel mode (channel A and channel C) 2.5 Gsps max per channel	х	Х	х	x	0	1	0	0
Two-channel mode (channel B and channel C) 2.5 Gsps max per channel	х	х	х	x	0	1	0	1
Two-channel mode (channel A and channel D) 2.5 Gsps max per channel	х	Х	х	x	0	1	1	0
Two-channel mode (channel B and channel D) 2.5 Gsps max per channel	х	х	х	x	0	1	1	1
One-channel mode (Channel A, 5 Gsps max)	Х	Х	Х	Х	1	0	0	0
One-channel mode (Channel B, 5 Gsps)	Х	Х	Х	Х	1	0	0	1
One-channel mode (Channel C, 5 Gsps)	Х	Х	Х	Х	1	0	1	0
One-channel mode (Channel D, 5 Gsps)	Х	Х	Х	Х	1	0	1	1
Common input mode, simultaneous sampling 1.25 Gsps max (channel A)	х	Х	х	х	1	1	0	0
Common input mode, simultaneous sampling 1.25 Gsps max (channel B)	х	х	х	х	1	1	0	1
Common input mode, simultaneous sampling 1.25 Gsps max (channel C)	Х	х	х	х	1	1	1	0
Common input mode, simultaneous sampling 1.25 Gsps max (channel D)	х	х	х	х	1	1	1	1
No standby	Х	Х	0	0	Х	Х	Х	Х
Standby channel A, channel B	Х	Х	0	1	Х	Х	Х	Х
Standby channel C, channel D	Х	Х	1	0	Х	Х	Х	Х
Full standby	Х	Х	1	1	Х	Х	Х	Х
Binary coding	0	Х	Х	Х	Х	Х	Х	Х
Gray coding	1	Х	Х	Х	Х	Х	Х	Х

 Table 6-9.
 Control Register Settings (address 0x01): Bit15 to Bit8

Description	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8
Label	Unused<1:0>		Reserved	TEST	Reserved	Unused	Unused	BDW
Nominal bandwidth	Χ	Χ	0	Х	0	Χ	Х	0
Full bandwidth	Х	Х	0	Х	0	Х	Х	1
Test Mode OFF	Х	Х	0	0	0	Х	Х	Х
Test Mode ON	Х	Х	0	1	0	Х	Х	Х

Note: It is mandatory to apply a SYNCP, SYNCN signal to the ADC when the Test Mode is activated.

Table 6-10. ADCMODE and STBY Allowed Combinations

Description	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Label	B/G	Unuse d	STDB	Y <1:0>		ADCMO	DE <3:0>	
Four-channel mode, 1.25 Gsps max No standby	х	x	0	0	0	0	x	х
Four-channel mode,1.25 Gsps max Standby channel A, channel B	x	x	0	1	0	0	x	х
Four-channel mode, 1.25 Gsps max Standby channel C, channel D	х	x	1	0	0	0	x	х
Four-channel mode (1.25 Gsps max) Full standby	x	x	1	1	0	0	x	х
Two-channel mode, 2.5 Gsps max (channel A and C) No standby	x	x	0	0	0	1	0	0
Two-channel mode, 2.5 Gsps max (channel A and C) Standby channel A	х	x	0	1	0	1	0	0
Two-channel mode, 2.5 Gsps max (channel A and C) Standby channel C	x	x	1	0	0	1	0	0
Two-channel mode, 2.5 Gsps max (channel A and C) Full standby	х	х	1	1	0	1	0	0
Two-channel mode, 2.5 Gsps max (channel B and C) No standby	х	x	0	0	0	1	0	1
Two-channel mode, 2.5 Gsps max (channel B and C) Standby channel B	х	х	0	1	0	1	0	1
Two-channel mode, 2.5Gsps max (channel B and C) Standby channel C	x	x	1	0	0	1	0	1
Two-channel mode, 2.5 Gsps max (channel B and C) Full standby	х	x	1	1	0	1	0	1
Two-channel mode, 2.5 Gsps max (channel A and D) No standby	х	х	0	0	0	1	1	0
Two-channel mode, 2.5 Gsps max (channel A and D) Standby channel A	х	х	0	1	0	1	1	0
Two-channel mode, 2.5 Gsps max (channel A and D) Standby channel D	х	x	1	0	0	1	1	0
Two-channel mode, 2.5 Gsps max (channel A and D) Full standby	х	х	1	1	0	1	1	0
Two-channel mode, 2.5Gsps max (channel B and D) No standby	х	х	0	0	0	1	1	1
Two-channel mode, 2.5 Gsps max (channel B and D) Standby channel B	х	х	0	1	0	1	1	1
Two-channel mode, 2.5Gsps max (channel B and D) Standby channel D	х	х	1	0	0	1	1	1
Two-channel mode, 2.5 Gsps max (channel B and D) Full standby	х	х	1	1	0	1	1	1

Table 6-10. ADCMODE and STBY Allowed Combinations

One-channel mode (Channel A, 5 Gsps max) No Standby	х	x	0	0	1	0	0	0
One-channel mode (channel B, 5 Gsps max) No Standby	х	х	0	0	1	0	0	1
one-channel mode (Channel C, 5 Gsps max) No Standby	х	х	0	0	1	0	1	0
One-channel mode (Channel D, 5 Gsps) No Standby	х	x	0	0	1	0	1	1
One-channel mode (Channel A, 5 Gsps) Full Standby	х	х	01 or 10 d	or 11	1	0	0	0
One-channel mode (Channel B, 5 Gsps) Full Standby	х	х	01 or 10 d	or 11	1	0	0	1
One-channel mode (Channel C, 5 Gsps) Full Standby	х	х	01 or 10 d	or 11	1	0	1	0
One-channel mode (Channel D, 5 Gsps) Full Standby	х	х	01 or 10 d	or 11	1	0	1	1
Common input mode (Channel A, 1.25 Gsps) No Standby	х	х	0	0	1	1	0	0
Common input mode (Channel B, 1.25Gsps) No Standby	х	x	0	0	1	1	0	1
Common input mode (Channel C, 1.25Gsps) No Standby	х	х	0	0	1	1	1	0
Common input mode (Channel D, 1.25Gsps) No Standby	x	х	0	0	1	1	1	1
Common input mode (Channel A, 1.25Gsps) Full standby	х	х	01 or 10 d	or 11	1	1	0	0
Common input mode (Channel B, 1.25Gsps) Full standby	х	х	01 or 10 or 11		1	1	0	1
Common input mode (Channel C, 1.25Gsps) Full standby	х	Х	01 or 10 d	or 11	1	1	1	0
Common input mode (Channel D, 1.25Gsps) Full standby	x	х	01 or 10 or 11		1	1	1	1

6.6.6 STATUS Register (Read Only)

Table 6-11. STATUS Register Mapping: Address 0x02

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
					Unu	sed							ADCXU	IP<3:0>	

 Table 6-12.
 STATUS Register Description

Bit label	Value	Description	Default Setting
	XXX0	ADC A standby	
	XXX1	ADC A active	
	XX0X	ADC B standby	
ADCXUP<3:0>	XX1X	ADC B active	1111
	X0XX	ADC C standby	
	X1XX	ADC C active	
	0XXX	ADC D standby	
	1XXX	ADC D active	

6.6.7 SWRESET Register

 Table 6-13.
 SWRESET Register Mapping: address 0x04

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Unused								SWRESET						

Table 6-14. SWRESET Register Description

Bit label	Value	Description	Default Setting
CWDECET	0	No Software Reset	0
SWRESET	1	Unconditional Software Reset (see Note)	No software reset

Note: Global Software Reset will reset ALL design registers (configuration registers as well as any flip-flop in the digital part of the design). This bit is automatically reset to 0 after some ns. There is no need to clear it by an external access.

6.6.8 TEST Register

Table 6-15. TEST Register Mapping: address 0x05

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused									Unu	ısed	"0	00"	Flas	shM	TESTM

Table 6-16. TEST Register Description (Chip ID 0x414)

Bit label	Value	Description	Default Setting
	0	Increasing (simultaneous) ramp	0
TESTM	1	Flashing 1 (7 FF pattern every ten 00 patterns) on each ADC	Increasing ramp


Table 6-17. EST Register Description (Chip ID 0x418)

Bit label	Value	Description	Default Setting
	0	Increasing (simultaneous) ramp 11bit (0 up to 2047) ⁽⁴⁾	0
TESTM	1	Flashing mode (refer to Bit 1 and Bit 2 to select the flashing 1 period)	Increasing ramp
	00	Flashing 11 mode = 1 (7 FF pattern every ten 00 patterns) on each ADC	
FlashM	01	Flashing 12 mode = 1 (7 FF pattern every eleven 00 patterns) on each ADC	00 Flashing 11 mode
	10	Flashing 16 mode = 1 (7 FF pattern every fifteen 00 patterns) on each ADC	

Notes: 1. TESTM is taken into account only if bit12 (TEST) of Control register (address 0x01) is at 1.

- 2. It is mandatory to apply a SYNCP, SYNCN signal to the ADC when the Test Mode is activated.
- 3. When Bit 0 is set to 1, it is necessary to choose the flashing 1 period (11, 12 or 16) using Bit 1 and bit 2. The default flashing mode is the one with 11 period.
- 4. Flashing mode 7FF pattern on 11bit (Out of rage bit + data 10-bit).
- 5. Ramp mode: 11 bit (Out of range bit + data 10-bit).

Figure 6-5. Ramp Mode



Notes: 1. X = A, B, C or D


2. When the ramp Test mode is activated and during reset, the outputs stay at the value before reset. After reset, the ramp starts either with code 0 or code 256 depending on the clock frequency. After reset, the first 3 to 4 clock pulses may not be correct depending on the clock frequency.

Table 6-18. Ramp Mode Coding (Binary Counting)

XOR	Х9	Х8	X7	Х6	X5	X4	ХЗ	X2	X1	X0
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	1
0	0	0	0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	1	0	1
1	1	1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	0	0	0	0	0	0

Note: X = A, B, C or D

Figure 6-6. Flashing Mode (11 Mode)



Notes: 1. X = A, B, C or D

2. i = 0, 1, 2 ..., 8, 9

3. In flashing 12 and 16 modes, 11 internal clock cycles becomes 12 and 16 respectively.

Table 6-19. Flashing Mode Coding (11 mode)

Cycle	XOR	Х9	X8	Х7	X6	X5	X4	Х3	X2	X1	X0
N	1	1	1	1	1	1	1	1	1	1	1
N+1	0	0	0	0	0	0	0	0	0	0	0
N+2	0	0	0	0	0	0	0	0	0	0	0
N+3	0	0	0	0	0	0	0	0	0	0	0
N+4	0	0	0	0	0	0	0	0	0	0	0
N+5	0	0	0	0	0	0	0	0	0	0	0
N+6	0	0	0	0	0	0	0	0	0	0	0
N+7	0	0	0	0	0	0	0	0	0	0	0
N+8	0	0	0	0	0	0	0	0	0	0	0
N+9	0	0	0	0	0	0	0	0	0	0	0
N+10	0	0	0	0	0	0	0	0	0	0	0
N+11	1	1	1	1	1	1	1	1	1	1	1
N+12	0	0	0	0	0	0	0	0	0	0	0

Note: X = A, B, C or D

6.6.9 SYNC Register Mapping

Table 6-20. SYNC Register Mapping: Address 0x06

Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Bit
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Unused											SYNC	<3:0>			

Table 6-21. SYNC Register Description

Bit label	Value	Description	Default Setting
SYNC<3:0>	0000	0 extra external clock cycle (CLK) before starting up	0000 0 Clock Cycle
	0001	1 extra external clock cycle (CLK) before starting up	
	1111	15 extra external clock cycles (CLK) before starting up	

6.6.10 CHANNEL SELECTOR Register

Table 6-22. CHANNEL SELECTOR Register Mapping: address 0x0F

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Unused												Channe	el Selecto	r <2:0>

Table 6-23. CHANNEL SELECTOR Register Description

Bit Label	Value	Description	Default Setting
	000	No channel selected (only common registers are accessible)	
	001	Channel A selected to access to per-channel registers	
	010	Channel B selected to access to per-channel registers	000
Channel Selector <2:0>	011	Channel C selected to access to per-channel registers	No channel selected
	100	Channel D selected to access to per-channel registers	
	Any others	No channel selected (only common registers are accessible)	

Note: The CHANNEL SELECTOR register should be set before any access to *per-channel* registers in order to determine which channel is targeted.

6.6.11 CAL Control Registers

Applies to CAL Control registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-24. CAL Control Register Mapping: address 0x10

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			Unu	ısed				PCALC <1	CTRL X :0>	GCAL0 <1	CTRL X :0>		CTRL X :0>	"0	00"

 Table 6-25.
 CAL Control Register Description

Bit Label	Value	Description	Default Setting
	00	Idle mode for selected channel	
	01	Idle mode for selected channel	
OCALCTRL X <1:0>	10	External Offset adjust for selected channel (transfer of Ext Offset register content into current Offset register)	00
	11		
	00		
	01		
GCALCTRL X <1:0>	10	External Gain adjust for selected channel (transfer of Ext Gain register content into current Gain register)	00
	11	Idle mode for selected channel	
	00	Idle mode for selected channel	
	01	Idle mode for selected channel	
PCALCTRL X <1:0>	10	External Phase adjust for selected channel (transfer of Ext Phase register content into current Phase register)	00
	11		

Notes: 1. Writing to the register will start the corresponding operation(s). In that case, the Status/Busy bit of the mailbox (see below) is asserted until the operation is over. (At the end of a calibration/tuning process, CAL Control register relevant bit slice is NOT reset to default value.)

2. If different calibrations are ordered, they are performed successively following the priority order defined hereafter.

- -Gain has priority over Offset, and Phase
- -Offset has priority over Phase

Indeed, the transfer function of the ADC is given by the following formula transfer function result = offset + (input gain).

6.6.12 CAL Control Registers Mailbox (Read Only)

Applies to CAL Control Registers Mailbox A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-26. CAL Control Registers Mailbox Register Mapping: address 0x11

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						Uni	used<12:0	0>							STATUS/ BUSY X

6.6.13 GLOBAL STATUS Register (Read Only)

Applies to GLOBAL STATUS registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-27. GLOBAL STATUS Register Mapping: address 0x12

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
							Unused								STBY X

Table 6-28. GLOBAL STATUS Register Description

Bit label	Value	Description	Default Setting
STBY X	0	Selected Channel is in standby	0
	1	Selected Channel is active	

6.6.14 TRIMMER Register

Applies to TRIMMER registers A, B, C and D according to CHANNEL SELECTOR register contents

Table 6-29. TRIMMER Register Mapping: address 0x13

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Unused											TRIMMER	R X <3:0>		

Table 6-30. TRIMMER Register Description

Bit Label	Value	Description	Default Setting
	0000	+10.00Ω	
	0001	+8.34Ω	
	0010	+6.77Ω	
	0011	+5.29Ω	
	0100	+3.89Ω	
	0101	+2.57Ω	
	0110	+1.31Ω	
TRIMMER X	0111	+0.11Ω	0111
<3:0>	1000	-1.03Ω	50Ω
	1001	-2.12Ω	
	1010	-3.15Ω	
	1011	-4.14Ω	
	1100	-5.09Ω	
	1101	-5.99Ω	
	1110	-6.86Ω	
	1111	-7.69Ω	

Note: R = 3 + (114 / [2 + 0.06 x (8 x bit 3 + 4 x bit 2 + 2 x bit 1 + 1 x bit 0)]) - the practical results (simulated) are not exactly the ones given above.

6.6.15 External Offset Registers

Apply to External Offset Registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-31. External Offset Control Register Mapping: address 0x20

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused						EXTER	NAL OFF	SET X <9	:0> (1)(2)(3))					

Table 6-32. External Offset Control Register Description

Bit label	Value	Description	Default Setting
	0x000	Maximum positive offset applied	
EXTERNAL	0x1FF	Minimum positive offset applied	0x200
OFFSET X<9:0>	0x200	Minimum negative offset applied	0 LSB Offset
	0x3FF	Maximum negative offset applied	

Note:

- 1. Offset variation range: ~± 40 LSB, 1024 steps.
- 2. Current offset of the selected channel is controlled by the External Offset Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
- 3. The transfer function of the ADC is given by the following formula transfer function result = offset + (input gain).

6.6.16 Offset Registers (Read Only)

Apply to Offset Registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-33. Offset Control Register Mapping: address 0x21

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused									OFFS	SET X <9:	0> (See N	Notes)			

Table 6-34. Offset Control Register Description

Bit Label	Value	Description	Default Setting
	0x000	Maximum positive offset applied	
OFFERT V 1010	0x1FF	Minimum positive offset applied	0x200
OFFSET X <9:0>	0x200	Minimum negative offset applied	0 LSB Offset
	0x3FF	Maximum negative offset applied	

Note:

- 1. Offset variation range: ~+/- 40 LSB, 1024 steps.
- 2. Current offset of the selected channel is controlled by the External Offset Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
- 3. The transfer function of the ADC is given by the following formula transfer function result = offset + (input gain).

6.6.17 **External Gain Control Registers**

Apply to External Gain Control registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-35. External Gain Control Register Mapping: address 0x22

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused									EXTER	RNAL GAI	N X <9:0	> (1)(2)(3)			

External Gain Control Register Description Table 6-36.

Bit Label	Value	Description	Default Setting
	0x000	Gain shrunk to min accessible value	
EXTERNAL CAIN Y (2)(2)	0x200	Gain at Default value (no correction, actual gain follow process scattering)	0x200
GAIN X <9:0>			0 dB gain
	0x3FF	Gain Increased to max accessible value	

- Notes: 1. Gain variation range: $\sim \pm 10\%$, 1024 steps (1 step $\sim 0.02\%$).
 - 2. Current gain of the selected channel is controlled by the External Gain Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
 - 3. The transfer function of the ADC is given by the following formula transfer function result = offset + (input gain).

6.6.18 **Gain Control Registers (Read Only)**

Apply to Gain Control registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-37. Gain Control Register Mapping: address 0x23

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused									GAI	N X <9:0:	> (See No	otes)			

Table 6-38. Gain Control Register Description

Bit label	Value	Description	Default Setting
	0x000	Gain shrunk to min accessible value	
GAIN X <9:0>	0x200	Gain at Default value (no correction, actual gain follow process scattering)	0x200
			0 dB gain
	0x3FF	Gain Increased to max accessible value	

- Notes: 1. Gain variation range: ~±10%, 1024 steps (1 step ~0.02%).
 - 2. Current gain of the selected channel is controlled by the External Gain Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.
 - 3. The transfer function of the ADC is given by the following formula transfer function result = offset + (input x gain).

6.6.19 **External Phase Registers**

Apply to phase registers A, B, C and D according to CHANNEL SELECTOR register contents.

External Phase Register Mapping: address 0x24 Table 6-39.

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused	l					EXTER	NAL PHA	SE X <9:	0 > ⁽¹⁾⁽²⁾						

Table 6-40. Table External Offset Control Register Description

Bit Label	Value	Description	Default Setting
	0x000	~ -15ps correction on selected channel aperture Delay	0x200
EXTERNAL PHASE X <9:0>			0ps correction
771/1027(30.0)	0x3FF	~ +15ps correction on selected channel aperture Delay	on ADC X aperture Delay

Note:

- 1. Delay control range for edges of internal sampling clocks: ~±15 ps (1 step ~30 fs).
- 2. Actual Aperture Delay of the selected channel is controlled by the External Phase Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

6.6.20 Phase Registers (Read Only)

Apply to Phase Registers A, B, C and D according to CHANNEL SELECTOR register contents.

Table 6-41. Phase Register Mapping: address 0x25

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Unused				PHASE	X <9:0>	(See Note	es)								

Table 6-42. Phase Control Register Description

Bit Label	Value	Description	Default Setting
	0x000	~ -15ps correction on selected channel aperture Delay	0x200
PHASE X <9:0>			Ops correction
	0x3FF	~ +15ps correction on selected channel aperture Delay	on ADC X aperture Delay


- Notes: 1. Delay control range for edges of internal sampling clocks: ~±15 ps (1 step ~30 fs).
 - 2. Actual Aperture Delay of the selected channel is controlled by the External Phase Control Register but is updated only upon request placed through the SPI in the CAL control register of the selected channel.

Application Information

7.1 Bypassing, Decoupling and Grounding

All power supplies should be decoupled to ground as close as possible to the signal accesses to the board by 2.2 µF in parallel to 100 nF.

Figure 7-1. EV10AQ190 Power supplies Decoupling and grounding Scheme




Note: V_{CCD} and V_{CCO} planes should be separated but the two power supplies can be reunited by a strap on the board.

It is recommended to decouple all power supplies to ground as close as possible to the device balls with 220 pF in parallel to 33nF capacitors. The minimum number of decoupling pairs of capacitors can be calculated as the minimum number of groups of neighboring pins. Seventeen capacitors of 220 pF and 8 capacitors of 33nF for V_{CC}; 8 capacitors of 220 pF and 4 capacitors of 33 nF for V_{CCO} and 220 pF capacitor with 33 nF capacitor for V_{CCD}.

For full details please refer to EV10AQ190 Application Note.

Figure 7-2. EV10AQ190 Power Supplies Bypassing Scheme




Each power supply has to be bypassed as close as possible to its source or access by 100 nF in parallel to 2.2 µF capacitor.

Differential Analog Inputs (V_{IN}/V_{INN}) 7.2

The analog input can be either DC or AC coupled as described in Figures 7-3 and Figure 7-4.

Figure 7-3. Differential Analog Input Implementation (AC coupled)



- Notes: 1. X = A, B, C or D.
 - 2. The 50Ω terminations are on chip.
 - 3. CMIRefAB/CD = 1.6V.

ADC Analog Input Buffer XAIN 50Ω CMIRef (See Note 2) AB/CD Differential 50Ω Source V_{OCM} (Source) $50\,\Omega$ V_{ICM} (ADC) (See Note 2) 40pF GND V_{ICM} (See Note 3)

Figure 7-4. Differential Analog Input Implementation (DC coupled)

Notes: 1. X = A, B, C or D


- 2. The 50Ω terminations are implemented on-chip and can be fine tuned (TRIMMER register at address
- 3. CMIRefAB/CD = 1.6V. The Common mode is output on signal CMIRefAB for A and B channels and CMIRefCD for C and D channels.

If some analog inputs are not used, they can be left unconnected (open). Example: ADC in one channel mode with analog input signal on A channel, then analog inputs B, C and D can be left unconnected.

7.3 **Clock Inputs (CLK/CLKN)**

It is recommended to enter the clock input signal differential mode. Since the clock input common mode is around 1.8V, we recommend to AC couple the input clock as described in Figure 7-5.

Figure 7-5. Differential Clock Input Implementation (AC coupled)




- Differential mode is the recommended input scheme.
- Single ended input is not recommended due to performance limitations.

7.4 Digital Outputs

The digital outputs are LVDS compatible. They have to be 100Ω differentially terminated.

Figure 7-6. Differential Digital Outputs Terminations (100Ω LVDS)




Note: If not used, leave the pins of the differential pair open.

7.5 Reset Buffer (SYNCP, SYNCN)

The SYNCP, SYNCN signal has LVDS electrical characteristics. It is active high and should last at least two clock cycles to work properly

Figure 7-7. Reset Buffer (SYNCP, SYNCN)



Note: If not used, leave the pins of the differential pair open.

7.6 Calibration Procedure

The Quad ADC EV10AQ190 is made up of four 10-bit ADC cores which can be considered independently (four-channel mode) or grouped by two cores (2-channel mode with the ADCs interleaved two by two or one-channel mode where all four ADCs are all interleaved).

The Time-interleaved ADC System can exhibit imperfect artifacts (distortion) in the frequency domain if the individual ADC core characteristics are not well matched. Offset, Gain and Phase (delay) are of primary concern.

When interleaved the four internal ADCs of EV10AQ190 need to be calibrated with Offset, Gain and Phase matching. Therefore each ADC must have as close as possible the same Offset, Gain and Phase.

Applications Note "Calibration Methodology for EV10AQ190" describes this procedure in detail.

8. Package Information

Figure 8-1. Package Outline





Figure 8-2. EBGA380 Land Pattern Recommendations



8.1 Thermal Characteristics

Assumptions:

- Still air
- Pure conduction
- No radiation

8.1.1 Thermal Characteristics

- Rth Junction -bottom of Balls = 6.68 °C/W
- Rth Junction board = 7.38 °C/W
- Rth Junction -top of case = 4.3 °C/W
- Rth Junction top of case with 50 µm thermal grease = 4.9°C/W
- Rth Junction ambient (JEDEC standard, 49 x 49 mm² board size) = 16.3°C/W
- Rth Junction ambient (180 x 170 mm² evaluation board size) = 12.8°C/W

8.2 Thermal Management Recommendations

In still air and 25°C ambient temperature conditions, the maximum temperature for the device soldered on the evaluation board is 84.5°C. For higher temperature extra cooling is necessary.

In the case of the need of an external thermal management, it is recommended to have an external heatsink on top of the EBGA380 with a thermal resistance of 4°C/W maximum.

8.3 Moisture Characteristics

This device is sensitive to the moisture (MSL3 according to JEDEC standard).

Shelf life in sealed bag: 12 months at <40° C and <90% relative humidity (RH).

After this bag is opened, devices that will be subject to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature 220°C) must be:

- mounted within 168 hours at factory conditions of ≤ 30°C/60% RH, or
- stored at ≤ 20% RH

Devices require baking, before mounting, if Humidity Indicator is >20% when read at 23 °C ± 5 °C.

If baking is required, devices may be baked for:

- 192 hours at 40°C + 5°C/-0 C and <5% RH for low temperature device containers, or
- − 24 hours at 125°C 5°C for high-temperature device containers.

9. Ordering Information

 Table 9-1.
 Ordering Information

Part Number	Package	Temperature Range	Screening Level	Comments
EVX10AQ190TPY	EBGA380 RoHS	Ambient	Prototype	
EV10AQ190TPY-EB	EBGA380 RoHS	Ambient	Prototype	Evaluation board
EV10AQ190CTPY	EBGA380 RoHS	Commercial $0^{\circ}\text{C} < \text{T}_{\text{C}};$ $\text{T}_{\text{J}} < 90^{\circ}\text{C}$	Standard	Contact e2v Sales Office for availability
EV10AQ190VTPY	EBGA380 RoHS	Industrial -40°C < T _C ; T _J < 110°C	Standard	Contact e2v Sales Office for availability
EV10AQ190VTP	EBGA380	Industrial $-40^{\circ}\text{C} < \text{T}_{\text{C}};$ $\text{T}_{\text{J}} < 110^{\circ}\text{C}$	Standard	Contact e2v Sales Office for availability

EV10AQ190

Table of Contents

	Main Features	1
	Performance	1
	Applications	2
1	Block Diagram	2
2	Description	<i>3</i>
3	Specifications	7
	3.1 Absolute Maximum Ratings	7
	3.2 Recommended Conditions of Use 8	
	3.3 Electrical Characteristics for supplies, Inputs and Outputs	8
	3.4 Converter Characteristics	11
	3.5 Transient and Switching Characteristics	14
	3.6 Explanation of Test Levels	16
	3.7 Timing Diagrams	16
	3.8 Digital Output Coding	20
	3.9 Definition of Terms	20
4	Characterization Results	23
5	Pin Description	30
	5.1 Pinout View (Bottom View)	30
	5.2 Pinout Table	31
6	Functional Description	39
	6.1 Overview	39
	6.2 ADC Synchronization Signal (SYNCP, SYNCN)	40
	6.3 Digital Scan Mode (SCAN[2:0])	42
	6.4 Die Junction Temperature Monitoring Diode	42
	6.5 Res50 and Res62	42
	6.6 Quad ADC Digital Interface (SPI)	44
7	Application Information	61
	7.1 Bypassing, Decoupling and Grounding	61
	7.2 Differential Analog Inputs (VIN/VINN)	62
	7.3 Clock Inputs (CLK/CLKN)	63
	7.4 Digital Outputs	64

	Table of Contents	i
9	Ordering Information	69
	8.3 Moisture Characteristics	68
	8.2 Thermal Management Recommendations	68
	8.1 Thermal Characteristics	68
8	Package Information	66
	7.6 Calibration Procedure	65
	7.5 Reset Buffer (SYNCP, SYNCN)	64

e₂v

How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

Americas

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

Product Contact:

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline

mailto: hotline-bdc@e2v.com

IMPORTANT NOTICE

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no liability for the consequences any use thereof and also reserves the right to make corrections, modifications, enhancements, improvements, and other changes of its products without prior notice. Users of e2v products should obtain the latest relevant information before placing orders and should verify that such information is current and complete. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of data converters or other devices in accordance with information contained herein.

e2v semiconductors SAS 2010 0952A-BDC-11/10